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(57) ABSTRACT 
An image sensor includes pixels formed on a semiconductor 
substrate. Each pixel includes a photoactive region in the 
semiconductor substrate, a sense node, and a power supply 
node. A first electrode is disposed near a surface of the 
semiconductor substrate. A bias signal on the first electrode 
sets a potential in a region of the semiconductor substrate 
between the photoactive region and the sense node. Asecond 
electrode is disposed near the surface of the semiconductor 
substrate. A bias signal on the second electrode sets a 
potential in a region of the semiconductor substrate between 
the photoactive region and the power supply node. The 
image sensor includes a controller that causes bias signals to 
be provided to the electrodes so that photocharges generated 
in the photoactive region are accumulated in the photoactive 
region during a pixel integration period, the accumulated 
photocharges are transferred to the sense node during a 
charge transfer period, and photocharges generated in the 
photoactive region are transferred to the power supply node 
during a third period without passing through the sense 
node. The imager can operate at high shutter speeds with 
simultaneous integration of pixels in the array. High quality 
images can be produced free from motion artifacts. High 
quantum efficiency, good blooming control, low dark 
current, low noise and low image lag can be obtained. 
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HIGH SPEED CMOS IMAGER WITH 
MOTION ARTIFACT SUPRESSION AND 
ANTI-BLOOMING 
well and sends a corresponding electrical signal to the pixel 
amplifier for further processing. 
The near-surface uotential within the semiconductor can 
be controlled by the potential of an electrode near the 
5 semiconductor surface. If closely-spaced electrodes are at 
different voltages, they will form potential wells of different 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This application claims the benefit of U.S. Provisional depths. Free Positive- charges holes) move from a 
region of higher potential to a region of lower potential. 
Similarly, free negative charges (e.g., electrons) move from 
lo the region of lower potential to the region of higher poten- 
Applicatication No. 601115,190, filed Jan. 6, 1999. 
STATEMENT AS TO FEDERALLY-SPONSORED 
RESEARCH tial. 
The invention described herein was made in the perfor- TYPically, a active pixel array is Operated in a 
provisions of Public Law 96-517 (35 u,s,c, 202) in which 15 exposed at different instants of time. The non-simultaneous 
exposure of the pixels can lead to image distortion, for the Contractor has elected to retain title. 
example, when there is relative motion between the imager 
and the image that is to be captured. Furthermore, although 
the exposure time generally is defined by the duration for 
which the photogate is turned on, floating diffusion regions 
2o can continue to collect photocharges even after the photo- 
gate is turned off. Transfer of such unwanted charges into the 
Image sensors find applications in a wide variety of fields, sense node can result in image distortion and excess noise. 
including machine vision, robotics, guidance and Furthermore, the distortions tend to become more pro- 
navigation, automotive applications, and consumer prod- nounced as the exposure time is reduced. 
ucts. Imaging circuits often include a two-dimensional array 25 
of photosensors each of which forms one picture element 
mance of work under a NASA contract, and is subject to the shutter mode in which each ‘Ow Of the array is 
FIELD OF THE INVENTION 
This invention relates to image sensors. 
BACKGROUND 
SUMMARY 
(pixel) Of the image. Light energy emitted Or reflected from 
an Object impinges upon the array Of photosensors and is 
converted by the photosensors to The 
An image Sensor includes pixels formed on a semicon- 
ductor substrate, Each pixel includes a photoactive region in 
the semiconductor substrate, a Sense node, and a power 
individual photosensors can be scanned to read out and 30 supply, A first electrode is disposed near a surface of the 
semiconductor substrate. A bias signal on the first electrode process the electrical signals. 
sets a potential in a region of the semiconductor substrate 
active Pixel Sensors (Us). A n u s  is a light sensing device between the photoactive region and the sense node. Asecond 
with sensing circuitry inside each pixel. Each active pixel 35 electrode is disposed near the surface of the semiconductor 
includes a sensing element formed in a semiconductor substrate, A bias signal on the second electrode sets a 
substrate and capable of converting optical signals into potential in a region of the semiconductor substrate between 
electronic signals. photons strike the surface of a pho- the photoactive region and the power supply node, The 
toactive region of the solid-state image sensors, free charge image sensor includes a controller that causes bias signals to 
carriers are generated and collected. Once collected, the 4o be provided to the electrodes so that photocharges generated 
charge carriers, often referred to as a charge Packet, are in the photoactive region are accumulated in the photoactive 
transferred to output circuitry for processing. region during a pixel integration period, the accumulated 
An active pixel also includes one or more active transis- photocharges are transferred to the sense node during a 
tors within the pixel itself. The active transistors can amplify charge transfer period, and additional photocharges gener- 
and buffer the signals generated by the light sensing element. 45 ated in the photoactive region are transferred to the power 
Thus, in contrast to charge coupled devices (CCDs) and supply node during a third period without passing through 
metal oxide semiconductor (MOS) diode arrays, an APS can the sense node. 
convert the Photocharge to an electronic signal Prior to According to another aspect, an image sensor includes an 
the signals to an output node. 50 pixel includes a photoactive region in the semiconductor 
APS devices can be fabricated in a manner compatible substrate, a sense node, a power supply node, and first and 
with complementary metal oxide semiconductor (CMOS) second transfer gates disposed in proximity to the surface of 
processes. Compatibility with CMOS processes allows the semiconductor substrate. The image sensor also includes 
many signal processing functions and operation controls to a controller that causes bias signals to be provided to the 
be integrated on an APS chip. Use of CMOS circuitry with 55 electrodes to operate the pixels in one of at least three 
APS devices also reduces the costs of manufacturing. modes. In a first mode, photocharges generated in the 
CMOS circuitry also allows simple power supplies to be photoactive region of a pixel are accumulated in the pixel’s 
used and can result in reduced power consumption. photoactive region. In a second mode, the accumulated 
Moreover, the active pixels of APS devices allow non- photocharges are transferred to the pixel’s sense node via the 
destructive readout and random access. 60 pixel’s first transfer gate. In a third mode, photocharges 
In an exemplary CMOSAPS, charge carriers are collected generated in the pixel’s photoactive region are transferred to 
in the photosite via a photogate. The charge packet is stored the Pixel’s Power Supply node via the Pixel’s second transfer 
in spatially defined depletion regions of the semiconductor, gate without Passing through the Pixel’s Sense node. 
also known as potential wells, in the semiconductor sub- In another aspect, a method of operating a photosensitive 
strate beneath the photosite. The charge packet then is 65 pixel includes biasing first and second transfer gates dis- 
transferred to an isolated diffusion region via a transfer gate. posed in a vicinity of a photoactive region of a semicon- 
The diffusion region receives the charge from the photogate ductor substrate to accumulate photocharges in the photo- 
One class of solid-state image sensors includes an array of 
transferring the signal to a common conductor that conducts array of pixels formed in a semiconductor substrate, Each 
US 6,326,230 B3 
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active region during a pixel integration period. The first and 
second transfer gates are biased to transfer the accumulated 
photocharges to a sense node via a region of the semicon- 
ductor substrate disposed below the first transfer gate. 
Subsequently, the first and second transfer gates are biased 
to transfer additional photocharges in the photoactive region 
to a power supply node via a region of the semiconductor 
substrate disposed below the second transfer gate without 
passing through the sense node. 
In some implementations, one or more of the following 
features may be present. During the pixel integration period, 
the second transfer gate can be biased with a voltage higher 
than a bias voltage on the first transfer gate. For example, the 
second gate can be biased to provide an anti-blooming 
function, in other words, to allow excess photocharges in the 
photoactive region to be transferred to the power supply 
node via the region of the semiconductor substrate below the 
second transfer gate during the integration period. 
To transfer the accumulated photocharges to the sense 
node, a bias voltage on a photogate above the photoactive 
region may be lowered. To transfer photocharges in the 
photoactive region to the power supply node via the second 
transfer gate prior to commencing a subsequent pixel inte- 
gration period, the second transfer gate can be biased with 
a voltage higher than that of the first transfer gate. 
Preferably, the first and second transfer gates are biased to 
transfer the additional photocharges in the photoactive 
region to the power supply node prior to commencing a 
subsequent pixel integration period. 
The integration period of the pixels can take place at 
substantially the same time to achieve snap-shot imaging. 
Similarly, photocharges stored by the pixels in an array can 
be transferred to respective sense nodes at substantially the 
same time. An imager with multiple pixels can include, for 
example, photogate-type pixels and/or photodiode-type pix- 
els. Each pixel can include a reset gate to allow the pixel to 
be reset. Active pixels or passive pixels can be used. 
Some implementations include one or more of the fol- 
lowing advantages. High quality imaging can be obtained 
from an electronically shuttered CMOS imager. The imager 
can operate at high shutter speeds with simultaneous inte- 
gration of pixels in the array. The sense node, separated from 
the photoactive region by the first transfer gate, can serve as 
a frame buffer to allow photocharges to be integrated in the 
photoactive region independently of the frame readout time. 
In other words, the exposure time can be independent of the 
readout time. Pulsing the second transfer gate after the 
photocharges have been transferred to the sense nodes can 
help ensure that subsequent charges are drained away, 
thereby providing both blooming control and isolation of the 
sense node. Imager chips that operate at high shutter speeds 
to produce high quality images free from motion artifacts 
can be fabricated. High quantum efficiency, good blooming 
control, low dark current, low noise and low image lag can 
be obtained. 
Other features and advantages will be apparent from the 
following detailed description, the accompanying drawings 
and the claims. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram of an exemplary CMOS active 
pixel sensor chip. 
FIG. 2Aillustrates a schematic cross-section and potential 
well diagram of a photogate-type active pixel sensor accord- 
ing to the invention. 
FIG. 2B illustrates an exemplary layout of the pixel in 
FIG. 2A. 
4 
FIGS. 3A, 3B and 3C illustrate schematic cross-sections 
and potential well diagrams during operation of the 
photogate-type pixel according to the invention. 
FIG. 3D is a timing diagram of various control signals 
5 associated with FIGS. 3A, 3B and 3C. 
FIG. 4 is a table listing design specifications and test 
results of an exemplary snapshot APS according to the 
invention. 
FIG. 5Aillustrates a schematic cross-section and potential 
well diagram of a photodiode-type active pixel sensor 
according to the invention. 
FIG. 5B illustrates an exemplary layout of the pixel in 
FIG. 5A. 
FIGS. 6A, 6B and 6C illustrate schematic cross-sections 
and potential well diagrams during operation of the 
photodiode-type pixel according to the invention. 
FIG. 6D is a timing diagram of various control signals 
associated with FIGS. 6A, 6B and 6C. 
IS 
20 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
FIG. 1 shows an exemplary imager 10 implemented as a 
CMOS active pixel sensor integrated circuit chip. The 
imager 10 includes an array 30 of active pixel sensors and 
a controller 32 that provides timing and control signals to 
enable reading out of signals stored in the pixels. The array 
30 can be read out a row at a time using a parallel column 
readout architecture. The controller 32 selects a particular 
row of pixels in the array 30 by controlling the operation of 
a vertical addressing circuit 34 and row drivers 40. Signals 
stored in the selected row of pixels are read out to circuitry 
42 for amplifying the pixel signals and for converting the 
analog signals to corresponding digital signals. Signals for 
selecting the digital signals corresponding to a particular 
column in the array are provided from the controller 32 
through a horizontal addressing circuit 44. 
As shown in FIGS. 2A and 2B, an exemplary pixel 50 in 
4o the array 30 includes a photo-sensitive element, which in the 
illustrated embodiment, has a photogate 52 with a floating 
doped output region 54 separated by a first transfer gate 
electrode 56. The photogate 52 is controlled by a signal 
(PG). When PG is a digital high signal, charge (Q,) that is 
4s generated as a result of light impinging on the photosensitive 
element can be accumulated in a photoactive region 60 
below the photogate 52. The pixel 50 also includes a second 
transfer gate electrode 62 also located adjacent the photo- 
gate. The respective states of the first and second transfer 
so gates 56,62 determine whether charge generated beneath the 
photogate 52 accumulates in the region 60 or is transferred 
either to the floating doped output region 54 or to a doped 
region 64 electrically coupled to a power supply voltage 
(VDD).  
A signal (TX2) that is applied to the second transfer gate 
62 controls the transfer of charge from the photoactive 
region 60 to the power supply node 64. 
A signal (TX) that is applied to the first transfer gate 56 
controls the transfer of charge from the photoactive region 
60 60 to the floating doped output region 54 that serves as a 
charge sense node. The signal from the floating doped output 
region 54 is buffered by a source-follower transistor M, and 
a pixel selection switch that can be implemented, for 
example, as a transistor Msel. A signal (ROW) is applied to 
65 the gate of the pixel selection switch Msel to enable the pixel 
to be read out to the readout circuit 42 (FIG. 1). The output 
signal from a pixel in a particular row is read out via a 
2s . 
30 
3s 
5s 
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conductor 72 that is common to all pixels in a particular charge that may be generated in the photoactive regions 60 
column. The signal appearing on the conductor 72 is indi- beneath the respective photogates during that period, the 
cated by COL. signal TX2 applied to the respective transfer gates 62 is 
ne pixel 50 also includes a reset gate 74 controlled by a biased at a digital high voltage level as shown in FIG. 3A. 
signal (RST), When the node 54 of the pixel 50 is 5 That allows charge that may be generated in the photoactive 
58 that is electrically coupled to the power supply voltage a result of the relative potential wells formed beneath the photogate 52 and the transfer gate 62. To prevent any charge 
VDD. from flowing into the sense nodes 54, the signal TX applied 
The Pixel 50 a 70 that the to the respective transfer gates 56 is biased at a digital low 
Sense node 54. The shield 70 also may cover other active lo voltage level. In the illustrated example, signals from a 
circuitry in the Pixel other than the Photoactive region(s). previously-stored frame are read out from the pixels in rows 
The shield 70 helps prevent stray light from being sensed (i) and (i+l) during the non-integration period. 
and collected by the sense node 54. At some later time (somewhat before t=t2 in FIG. 3D), the 
The imager 10 can be fabricated, for example, using a controller 32 causes the signal PG applied to the photogates 
single polysilicon standard CMOS process. In that case, 52 of all the pixels 50 to go high. As illustrated in FIG. 3B, 
doped diffusion regions 66, 68 generally will be present that allows each pixel 50 to integrate charge generated in the 
between the photogate 52 and the transfer gates 56, 62, photoactive region 60. The integration period for all pixels 
However, if a double polysilicon process is used, the doped 50 in the array 30 can occur at substantially the same time. 
diffusion regions 66, 68 preferably are omitted. During the integration period, charge carriers that are gen- 
operation of the imager 10 having an array of pixels like 2o erated in the photoactive region 60 are stored in the photo- 
the photogate-type pixel 50 is explained with reference to active region 60 by the spatially defined potential well in the 
and PG are common to all the pixels in the array 30. Thus, The voltage TX2 on the transfer gate 62 can be made 
the integration period for all the pixels in the array occurs at sufficiently high to allow the transfer gate to Provide bhom- 
substantially the Same time to allow snap-shot operation of 2s ing control. Thus, the transfer gates 56 and 62 are biased so 
the imager 10. The reset and pixel selection signals (RST, that TX2>TX. If the light signal impinging on the Pixel 50 
ROW) are common to the pixels in a particular row of the exceeds the storage capacity of the Potential well formed 
array 30. In other words, each row of pixels is provided with under the Photogate 5% excess charges are transferred from 
its own reset and row selection signals. For the purposes of 3o the region 60 to the Power Supply node 64. As shown in FIG. 
illustration, it is assumed that there are N rows of pixels in 3D, signals from the Previo~slY-stored frame are sampled 
the array 30 and that the rows are read out sequentially in the from Pixels in row61 through row@) and are read out during 
following order: Row(l), . . . Row(i), Row(i+l), . . . the integration Period for the next frame. 
Rowc), . . . Row(N). As explained below, the controller 32 Toward the end of the integration period for the next 
controls the signals PG, TX, TX2, RST and ROW to allow 3s frame, the sense node 54 in each of the pixels 50 in the array 
the following operations to be performed: setting pixel 30 is reset in preparation for reading out the next frame, as 
integration periods, transferring the integrated signals to the indicated by FIG. 3D. When a sense node 54 is reset, charge 
sense nodes 54, and double sampling of pixel outputs. The that is stored by the sense node is transferred to the power 
addition of the second transfer gate 62 together with the supply node 58. Resetting the sense nodes 54 can help 
various control signals allows the imager 10 to be operated 4o remove residual signal and/or dark current from the pixels. 
in an electronically-shuttered snap-shot mode. Distortions To transfer a signal (aSig) from the region 60 beneath the 
that might otherwise result from motion artifacts can be photogate 52 to the corresponding sense node 54, the 
reduced or eliminated. Also, removal of overflow charge is controller 32 causes the signal TX2 applied to the second 
facilitated to provide blooming control. transfer gate 62 to go low and the signal TX applied to the 
In general, the controller 32 provides timing and control 4s first transfer gate 56 to go high. The controller 32 then 
signals so that the integration period for a new image frame causes the signal PG applied to the Photogate 52 to go low. 
can occur while a previous image frame is being read out As illustrated by FIG. 3C, charge stored in the region 60 of 
from the sensing nodes 54. Once all pixels 50 from the the pixel 50 is transferred to the sense node 54 and simul- 
previous frame have been read out, the sense nodes 54 in the taneously is Prevented from flowing to the voltage SUPPlY 
pixels are reset, and the integrated signals for the new frame so node 64. 
can be transferred to the sense nodes. The new frame can While charge is being transferred from the photogate cells 
subsequently be read out as well. to the sense nodes 54, the pixels 50 should not be read out. 
can be Seen in FIG, 313, the pixel selection switches However, after completion of the transfer, in other words, 
Msel are selectively pulsed with respective signals (ROW) so Once the signal TX on the transfer gate 56 goes low and the 
that a previously-stored frame of an image is read out one 5s signal TX2 on the transfer gate TX2 goes high, the output 
row at a time, F~~ at a tirne t=tl, row(i) of the array signals from the pixels 50 can be read out as describe above. 
30 is pulsed to allow signals stored in the sense node 54 of Exemplary values of high bias levels for the signals PG, 
each pixel 50 in that row to be read out to an associated TX and TX2 are 3.3 volts (V), 1.2 V and 1.2 V, respectively. 
column line 72. After sampling the signals stored by the Similarly, exemplary values of low bias levels for the signals 
sense nodes 54 in a particular row of pixels, the sense node 60 PG, TX and TX2 are 0.5 V, 0.8 V and 0.8 V, respectively. 
in each pixel in that row are reset using the RST signal. The Imager chips that operate at high shutter speeds to pro- 
reset value of the pixel is then sampled. Thus, each pixel 50 duce high quality images free from motion artifacts can be 
can be double sampled to allow the readout circuit 42 to fabricated. The imager chip can achieve high quantum 
provide differential outputs. efficiency (QE), good blooming control, low dark current, 
controlling the photogate 52 is a digital low signal. To help FIG. 4 is a table listing various design specifications and 
ensure that the pixels 50 in the array 30 do not integrate test results for one exemplary embodiment of a photogate- 
reset, charge in the node is drained to a doped region region 6o to be drained Off to the power node 64 as 
FIGS. 3 4  3B, 3C and 3D. In general, the signals TX, TX2 semiconductor substrate beneath the photogate 52. 
As further shown in FIG. 3D, initially the signal PG 6s low noise and low image 1%. 
US 6,326,230 B1 
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type active pixel sensor using including a second transfer previous image frame is being read out from the sensing 
gate as described above. The various specifications and test nodes 154. Once the pixel signals for the previous frame 
results are exemplary only and other specifications and have been read out, the sense nodes are reset, and the 
results are within the scope of the invention. integrated signals for the new frame can be transferred to the 
For example, instead of using photogate-type pixels as 5 sense nodes. The new frame can subsequently be read out as 
described above, photodiode-type pixels, such as the pixel well. 
80, can be used, as shown in FIGS. 5A and 5B. The pixel 80 As can be seen in FIG. 6D, the pixel selection switches 
includes a photodiode as the photo-sensitive element. In Msel are selectively pulsed with respective signals (ROW) so 
particular, the pixel 80 has a doped region 120 that serves as that a previously-stored frame of an image is read out one 
the photoactive region in which a light signal can be 10 row at a time. For example, at a time t=tl, row(i) of the array 
converted into electrical charge. The pixel 80 also includes 30 is pulsed to allow signals stored in the sense node 154 of 
electrodes 156,162 that form first and second transfer gates each pixel 80 in that row to be read out to an associated 
156, 162 in proximity to the surface of regions of the column line 172. After sampling the signals stored by the 
semiconductor substrate adjacent the photoactive region sense nodes 154 in a particular row of pixels, the sense node 
120. The first transfer gate 156 separates the photodiode 120 15 154 of each pixel in that row is reset using the RST signal. 
from a floating doped output region 154. The bias voltages The reset value of the pixel is then sampled. Thus, each pixel 
on the first and second transfer gates 156, 162 determine 80 can be double sampled to allow the readout circuit 42 to 
whether charge generated in the photoactive region 120 is provide differential outputs. 
stored in that region or is transferred either to the floating further shown in FIG, 6D, during the non-integration 
doped output region 154 Or to a doped region 164 electri- 2o period (e.g., at t=tl), the voltage signal on the first transfer 
cally coupled to a power supply voltage (VDD). gate 156 is biased low, and the voltage signal on the second 
A signal (m) that is applied to the second transfer gate transfer gate 162 is biased high. As illustrated in FIG. 6A, 
162 controls the transfer of charge from the photodiode 120 the relative bias levels on the transfer gates 156, 162 are 
to the power supply node 164. selected so that any charge generated in the photoactive 
A signal (TX) that is applied to the first transfer gate 156 25 region 120 is drained off to the power supply node 164. In 
controls the transfer of charge from the photodiode 120 to the illustrated example, signals from a previously-stored 
the floating doped output region 154 that serves as the frame are read out from the pixels in rows (i) and (i+l) 
charge sense node. As in the photogate implementation during the non-integration period. 
Previously described, the signal from the floating doped 3o At some later time (somewhat before t=t2 in FIG. 5D), the 
output region 154 is buffered by a source-follower transistor controller 32 causes the signal TX2 applied to the second 
Mifi  and a Pixel selection switch that can be implemented, transfer gate 162 to go low. The bias on the first transfer gate 
for example, as a transistor Asignal (ROW) is applied 156 remains low. As illustrated in FIG. 5B, that allows each 
to the gate of the Pixel selection switch Msel to enable a pixel 80 to integrate charge generated in its photoactive 
42 (FIG. 1). The output signal from a Pixel in a Particular photoactive region 120 are stored there as a result of the 
row is read out via a column line 172. spatially defined potential wells in the semiconductor sub- 
The pixel 80 also includes a reset gate 174 controlled by strate. As previously noted, the integration period for all 
a signal (RST). When the sense node 154 is reset, charge in pixels 80 in the array 30 occurs at substantially the same 
the sense node is drained to a doped region 158 that is 4o time. The voltage TX2 on the transfer gate 162 can be made 
electrically coupled to the power supply voltage VDD. sufficiently high to allow the transfer gate 162 to provide an 
sense node 154. The metal shield 170 also may cover other transfer gates 156 and 162 are biased with TX2 slightly 
active regions of the pixel other than the photoactive higher than TX. If the light signal impinging on the Pixel 80 
region(s). The shield 170 helps prevent stray light from 45 exceeds the storage capacity of the Photodiode, overflow 
being sensed by the sense node 154. charges are transferred from the photoactive region 120 to 
particular row of pixels to be read out to the readout circuit 35 region 120, Thus, charge carriers that are generated in the 
The pixel 80 includes a metal shield 170 that covers the anti-blooming function. As shown in FIG. 6B, preferably the 
Operation of the photodiode-type pixel 80 is described the Power SUPPlY node 164. As shown in FIG. 6D, signals 
with reference to FIGS. 6 4  6B, 6C and 6D. In general, the from the previously-stored frame are from pixels in 
signals TX and TX2 are common to all the pixels in the array row6) through row(N) and are read Out during the integra- 
30. The signal TX2 on the second transfer gate 162 is used 50 tion period for the next frame. 
to control the pixel integration period. As in the photogate Toward the end of the integration period for the next 
implementation, the integration period for all the pixels in frame, the sense node 154 of each pixel 80 in the array 30 
the array occurs at substantially the same time to allow is reset in preparation for reading out the next frame, as 
snap-shot operation of the imager 10. The reset and pixel indicated by FIG. 6D. When a sense node 154 is reset, 
selection signals (RST, ROW) are common to the pixels in 55 charge that is stored by the sense node is transferred to the 
a particular row of the array 30. The controller 32 controls power supply node 158. Resetting the sense nodes can help 
the signals TX, TX2, RST and ROW to allow the following remove residual signals and/or dark current from the pixels. 
operations to be performed: setting pixel integration periods, TO transfer signals from the photoactive region 120 to the 
transferring the integrated signals to the sense nodes 154, corresponding sense node 154, the controller 32 causes the 
and double sampling of pixel outputs. The addition of the 60 signal Tx applied to the first transfer gate 156 to go high. 
second transfer gate 162 together with the various control The bias applied to the second transfer gate 162 remains low. 
signals allows the imager 10 to be operated in an As illustrated by FIG. 6C, charge stored in the photoactive 
electronically-shuttered snap-shot mode. region 120 of each pixel 80 is transferred to the associated 
previous~y described with respect to the photogate sense node 154 and simultaneously is prevented from flow- 
implementation, the controller 32 provides timing and con- 65 ing to the Power node 164. 
trol signals to the photodiode-type pixels 80 so that the While charge is being transferred from the photoactive 
integration period for a new image frame can occur while a regions 120 to the sense nodes 154, the pixels 80 should not 
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be read out. However, after completion of the transfer, in 
other words, once the signal TX on the first transfer gate 156 
goes low, the output signals from the pixels 80 can be read 
out as describe above. 
1.5 V and 1.5 V, respectively. Similarly, exemplary values of 
low bias levels for TX and T X ~  are 0 v and 0.5 V, 
respectively. 
Using the foregoing techniques, high quality imaging can 
be obtained from an electronically shuttered CMOS imager. 
The imager can operate at high shutter speeds with simul- 
taneous integration of pixels in the array. Furthermore, the 
imager can be implemented, for example, using single- 
polysilicon standard CMOS fabrication processes. 
Other implementations are within the scope of the fol- 
lowing claims. 
What is claimed is: 
1. A method of operating a photosensitive pixel, the 
biasing first and second transfer gates disposed in a 
vicinity of a photoactive region of a semiconductor 
substrate to accumulate photocharges in the photoac- 
tive region during a pixel integration period; 
lowering a bias voltage on the second transfer gate to 
transfer the accumulated photocharges to a sense node 
via a region of the semiconductor substrate disposed 
below the first transfer gate; and 
subsequently biasing the first and second transfer gates to 30 
transfer additional photocharges in the photoactive 
region to a power supply node via a region of the 
semiconductor substrate disposed below the second 
transfer gate without passing the additional photo- 
charges through the sense node. 
2. The method of claim 1 wherein the second gate is 
biased to allow excess photocharges in the photoactive 
region to be transferred to the power supply node via the 
region of the semiconductor substrate below the second 
transfer gate during the integration period. 
3. The method of claim 2 wherein during the pixel 
integration period the second transfer gate is biased with a 
voltage higher than a bias voltage on the first transfer gate. 
4. The method of claim 1 including biasing a voltage on 
photocharges in the photoactive region during the pixel 
integration period. 
5 .  The method of claim 4 including lowering a bias 
voltage on the photogate to transfer the accumulated pho- 
wherein biasing the first and 
second transfer gates to transfer additional photocharges in 
the photoactive region via the second transfer gate includes 
biasing the second transfer gate with a voltage higher than 
7. The method of claim 6 wherein biasing the second 
transfer gate with a voltage higher than that of the first 
transfer gate includes raising the bias voltage applied to the 
second transfer gate and lowering the bias voltage applied to 
8, A method of operating an image having an array 
accumulating photocharges in a respective photoactive 
region of a semiconductor substrate in each pixel of the 
array during a common pixel integration period; 
raising a bias voltage on a respective first transfer gate and 
lowering a bias voltage on a respective second transfer 
gate disposed in a vicinity of each photoactive region to 
transfer the accumulated photocharges from each pho- 
toactive region to a respective Sense node; and 
subsequently biasing the respective first and second trans- 
fer gates to transfer additional photocharges in the 
photoactive regions to respective power supply nodes 
via respective regions of the semiconductor substrate 
below the second transfer gates, without passing the 
additional photocharges through the respective sense 
nodes. 
9. The method of claim 8 including reading out signals 
stored by the respective sense nodes row by row, one row at 
10. The method of claim 9 wherein the reading out 
includes double sampling signals stored by the respective 
sense nodes. 
11. The method of claim 8 wherein biasing the respective 
40 first and second transfer gates to transfer additional photo- 
charges in the photoactive regions to respective power 
supply nodes is performed prior to commencing a subse- 
quent pixel integration period. 
Exemplary values of high bias levels for TX and TX2 are 5 tocharges to the node. 
6. The method Of 
10 that of the first transfer gate. 
1s the first transfer gate. 
of photosensitive pixels, the method comprising: 
20 method comprising: 
raising a bias voltage on the first transfer gate and 25 
35 a time. 
a photogate above the photoactive region to accumulate * * * * *  
